VLSI

Real Intent CEO Details Microarchitecture Analysis Breakthrough for Static Sign-Off at DVCon India 2026

|
Sign in to read and print this article.

DVCon India 2026 opened with a keynote vision talk by Dr. Prakash Narain, President and CEO of Real Intent, focused on transforming static sign-off through microarchitectural analysis and artificial intelligence.

Prakash defined static sign-off as a verification approach that relies on structural analysis to identify targeted bugs without requiring test cases or simulation. Long-established applications include static timing analysis, RC extraction, lint, clock-domain crossing (CDC), and reset-domain crossing (RDC). He noted that successful static sign-off solutions must deliver high capacity and accuracy, complete coverage of targeted issues, seamless integration into existing flows, and ease of use.

The effectiveness of static methods, he explained, stems from their deliberate targeting of specific problem classes. This focus enables predefined modeling of bugs, which in turn supports automation, technology abstraction for efficiency, and automated customization of reporting and debug.

Real Intent's technology has progressed from foundational structural analysis to techniques capable of handling greater complexity, culminating in microarchitectural analysis. The company's Compass MAI solution identifies structural microarchitectural components within RTL designs and checks both their integrity and their usage in context. Illustrative checks include ver...

You've read this far — sign in to keep reading

Sign in to keep reading.

Forgot password?
OR