IEEE Standard 1801, also known as UPF, is a standardized specification language designed to define the low-power architecture of an ASIC. It streamlines integration throughout the entire verification and implementation process. Built on Tool Command Language, UPF complements existing hardware description languages such as SystemVerilog and VHDL. It allows designers to specify essential power management elements such as power domains, supply networks, power shutoff, and multi-voltage designs.
The IEEE Standard 1801-2024 version introduces several significant innovations to keep pace with the rapidly evolving low-power design and verification methodologies. Innovations such as supply net tunneling and Value Conversion Method create new interfaces between analog/mixed-signal and the digital design spaces. Major extensions to the retention specification enable precise modeling of the most advanced state retention cells.
Additionally, the introduction of refinable macros supports new IP methodologies, allowing in-context optimizations while preserving IP verification efforts. Overall, this revision includes over 65 topics implemented by the working group, representing a broad spectrum of productivity, verification, and low-power design enhancements that will benefit the low-power design community.
Other key new features to the standard include:
Virtual supply and supply sets
Improved successive refinement methodology with implementation UPF
Clarification of precedence rules
Updates on object naming, especially escape and generate block names
Introduction of abstract power source
UPF library
For a list of Accellera standards and Accellera-sponsored IEEE standards available for download at no cost, visit the Accellera Download Page
