electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 16th May 2011

NAND flash controller IP supports ONFI 3.0

Arasan Chip Systems, Inc. has made available NAND Flash Controllers supporting the newest Open NAND Flash Interface (ONFI) 3.0 specification.
Designed to support both SLC and MLC flash memories, this new controller IP works with any suitable memory device up to 128 Gb from leading memory providers such as Micron, Samsung, Toshiba, Hynix, ST-Micro, and others. Arasan's NAND Flash Controller supports fast transfer modes up to 400MTS with differential signaling on clock and data, and double data-rate transfers (DDR). This IP incorporates all of the new features of ONFI 3.0 such as eight chip enables, page sizes up to 8K and ECC up to 64 bits with dynamic configuration, warm-up cycles. All ONFI 3.0 commands are supported and the controller is backward compatible with earlier versions of ONFI.

The IP core supports the Open NAND Flash Interface Working Group (ONFI) 3.0 standard and is backwards compatible. It uses differential signaling on the clock and data lines and clocks at any frequency up to 200 MHz.

Arasan said its NAND Flash Controller is architected to handle the growing raw error bit rates as NAND memory migrates to finer process geometries by processing information contained in the Extended ECC Information data structure stored in NAND memory. In addition, the controller supports booting directly from NAND memory. The IP core is easily implemented using a generic standard cell based flow combined with delay components that are part of a typical ASIC cell library, adds Arasan.

"SoC designers would like to exploit advances in NAND memory technology without having to develop proprietary interfaces, thereby ensuring compatibility," said Prakash Kamath, Vice-President of Engineering at Arasan. "With Arasan's NAND Flash Controllers, designers can seamlessly interface to any ONFI 3.0 compliant memory, independent of the underlying NAND memory technology."

"Consumer and mobile device manufacturers are constantly exploring options to reduce the cost of their system solutions, particularly memory components," said Somnath Viswanath, Product Marketing Manager at Arasan. "By integrating Arasan's NAND Flash Controller, they now have the option to integrate the most cost effective ONFI based memory over the life of the host processor."


 
Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald