DVCON India 2017: Deep node VLSI cooking recipes
There is lot to learn from food cooking for today's VLSI design engineers who are designing SoCs at deep nodes such as 7 nm. A simple yet tasty food can be cooked from very few ingredients. The same chef can use lot more ingredients to cook a richly tasting food.
Similarly SoC design is turning out to be how you mix and match various Ips, foundries and software and hardware tools in developing your SoC where you also end up designing the end product. The secret sauce will always be there to make your SoC unique. A careful chef personally visits market to select the best vegetable or any such ingredients. So is the VLSI designer in selecting the Ips, tools and process. The recently concluded VLSI specific event DVCON India 2017 held in Bangalore is one such place where VLSI chip-chefs can pick some ideas.
In case of selection of tools you have these three vendors Synopsys, Cadence and Mentor Graphics, who hardly leave anything not offered. But the new players keep emerging, most of the time to get acquired by these three. It is a continuous trend. They are also leading IP vendors.
DVCON was also full of presentation from these vendors and semiconductor customers who have leveraged their tools to produce some unique recipe.
Interesting talk at the event was on ESL, where VLSI designers arguing on how important and beneficial it is.
Key points from DVCON 2017:
AI is not-to-miss bus for digital VLSI, get in faster otherwise face the risk of obsolescence
Prepare for supercomputer like performance at edge but see the need
FPGA based tools makes you fly
Processor architecture is in for a big change. Neural, brain and such words usage rising exponentially
There is lot of money for your 5G and AI SoC in autonomous cars/driving
SoC emulation is juicy market
A simple 8 bit MCU to vision-processing Drone-SoC, each are relevant depending on application
A lot more opportunities for VLSI startups
AI and IoT combined for optimized system of systems design
Security not just a layer
All this at what cost? So cost is even more important
Picture: Christopher Tice of Synopsys explaining SoC verification challenges
Author: Srinivasa Reddy N