Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Logic and Interface
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement

New Products

  Date: 04/06/2013

Accelera delivers revised version of standards for low power IC design

Low power VLSI design developed in one EDA software/platform, if not easily portable to other EDA software/platform causes bottlenecks in chip design, making the team to manually convert the code. This made chip design industry to look for a standard in writing code for low power SoC design. Accellera has done an appreciable job in delivering the standard for such needs.

Accellera Systems Initiative (Accellera) in partnership with IEEE Standards Association (IEEE-SA) has delivered the revised version of IEEE 1801-2013 "Standard for Design and Verification of Low Power Integrated Circuits Language Reference Manual", which is now available through the IEEE Get Program, which grants public access to view and download select IEEE standards at no charge.

The standard known as UPF (Unified Power Format) makes low power design specifications portable from one platform to other. The format said to provide the ability to specify the supply network, switches, isolation, retention and other aspects relevant to power management of an electronic system.

The four standards available from Accellera in partnership with the IEEE-SA are:

o IEEE 1801-2013-Standard: Standard for Design and Verification of Low Power Integrated Circuits

o IEEE 1800-2012 Standard: SystemVerilog Unified Hardware Design, Specification, and Verification Language

o IEEE 1685 Standard: IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

o IEEE 1666 Standard: SystemC Language Reference Manual

"We are pleased to once again partner with the IEEE-SA to deliver this much needed low power standard to the electronics industry," said Shishpal Rawat, chair of Accellera. "The standard defines the relationship between the low power design specification and the logic design, giving engineers the ability to accurately assess power intent and optimize their designs. This has a direct impact on the integrity of chip performance as well as a reduction of overall cost of development."

"The IEEE Standards Association is pleased to partner with Accellera to make available the IEEE 1801 standard at no charge to the global design community in keeping with our OpenStand support for global, open standards and to improve the way design teams around the globe develop, deploy and embrace technologies for the benefit of humanity," said Konstantinos Karachalios, managing director, IEEE Standards Association. "This standard, developed under the corporate program, had one of the largest number of corporate members participate, and demonstrates the market importance of this standard."

Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald