electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 13th July 2011

Riviera-PRO from Aldec features UVM transaction-level visual debugging

Aldec Inc. has expanded support for the Universal Verification Methodology (UVM) with comprehensive transaction-level visual debugging. Aldec says the new capabilities for transactions recording and visualization enable engineers to utilize Riviera-PRO 2011.06 advanced debugging infrastructure without having to manage basic mechanisms for transactions handling.

"Our UVM 1.0 implementation combines the proven debugging capabilities of Riviera-PRO with an industry-standard approach to building reusable and expandable verification environments, providing a more natural way for engineers to comprehend and debug sophisticated verification environments, " said Dave Rinehart, Vice President, Aldec Inc.

Riviera-PRO allows analyzing transaction data using the existing Waveform Viewer tool together with the new Transaction Data Viewer that represents transactions as a spreadsheet offering navigation and filtering capabilities. All the debugging tools are well integrated with each other and allow for efficient analysis of transaction-level information, including the cross probing and viewing of transaction attributes, relations, and linked signals. Based on such a broad range of information about the interactions between test bench and design under test, Riviera-PRO users have extensive visibility into their verification environments, says Aldec.

Availability:
The new UVM 1.0 transaction-level debugging capabilities are immediately available with the latest release of Riviera-PRO 2011.06 at no cost to customers with a valid maintenance contract and SystemVerilog verification support.


 
Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald