electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 25th May 2011

Aldec Design Emulator offers 4MHZ emulation speed

The new release of HES Design Verification Manager software, DVM 2011.04 from Aldec supports SCE-MI 2.0 standard and provides 4 MHz emulation speed for designs with 10 million ASIC gates. Aldec says the new version of DVM automates the entire design setup process including the insertion of SCE-MI transactors into the user's design and SCE-MI API functions to interface with the C/C++ model or testbench on the software side.

Significant improvements in dynamic debugging have also been implemented to provide full visibility into the design, visualization of results in a waveform viewer, setup of hardware breakpoints and triggers, and memory viewer/editor adds Aldec.

"Our key objective is to meet the demands of hardware and software teams to co-verify target applications, drivers and OS with the RTL subsystem at multi-MHz speed with extensive debugging capabilities", said Mr. Zbyszek Zalewski, General Manager of Aldec's Hardware Division.

Learn more about the new enhancements to HES at DAC 2011, Booth# 1243. Aldec registration is available at http://www.aldec.com/dac48.


 
Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald