electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Logic and Interface
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement

Date: 30th July 2010

80 MSP 14-bit ADCs with JESD204A serial interface from ADI

Analog Devices has released the AD9644 dual and AD9641 14-bit 80MSPS (mega samples per second) ADCs, a pair of low-power, high-speed 14-bit ADCs (analog-to-digital converters) that incorporate the JESD204A data converter serial interface standard. According to ADI these ADCs use half the power of competing products and 25 percent less board area.

The JESD204A industry serial interface standard reduces the number of data inputs/outputs between data converters and other devices, such as FPGAs (field-programmable gate arrays). This serial interface enables a range of high-speed applications, including portable instrumentation, ultrasound equipment, radar, wireless infrastructure (GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA), and software-defined radios.

The key features of AD9644 Dual and 14-bit 80MSPS with JEDS204A Interface include:

1. The AD9644 consumes 423mW at 80 MSPS and features a multi-stage, differential-pipelined architecture with integrated output error correction logic.
2. At 70 MHz and 80 MSPS, the AD9644 achieves an SNR (signal-to-noise ratio) of 73.7 dBFS and an SFDR (spurious-free dynamic range) of 92 dBc.
3. Supports up to 1.6 Gbps per link.
4. Offers two output modes supporting a dedicated data link per ADC channel or a single shared data link for both ADC channels.
5. Wide bandwidth differential sample-and-hold analog input amplifiers support a variety of user-selectable input ranges while an integrated voltage reference eases design considerations.
6. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle,
7. This device is specified over the industrial temperature range of -40°C to +85°C.

Pricing and Availability


Product Sample
Data Rate
Price Each
Per 1,000
AD9644 Dual Now 14 80 $37.00 48-lead LFCSP
7 mm x 7 mm
AD9641 Single Now 14 80 $26.35 32-lead LFCSP
5 mm x 5 mm


For more information visit: http://www.analog.com/Data-Converters

Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2006 Electronics Engineering Herald