Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New

News

  Date: 16/01/2013

Forte Design Systems is top vendor of ESL synthesis software

VLSI EDA software vendor Forte Design Systems reported in year 2012, it has grown by 22% growth and was named the #1 provider of electronic system-level (ESL) synthesis software by Gary Smith EDA, market research and analysis expert for VLSI EDA tools.

"Our commitment to high-value software and top-notch support was validated in 2012 as we moved into the #1 slot for ESL synthesis," says Sean Dart, Forte's president and chief executive officer. "We're looking forward to building upon this success with continued growth forecast for high-level synthesis and our intellectual property offerings for 2013."

Forte said it's revenue is continuously growing from 7years. It has added new Cynthesizer SystemC high-level synthesis users in Europe, Japan, Korea, Taiwan and the United States, many of whom were using competitive C-synthesis products. Cynthesizer was also deployed more widely in several large semiconductor companies throughout the US, Korea, and Japan, according to Forte. Its CynWare and CellMath intellectual property (IP) businesses expanded in 2012 as design teams implemented the IP into GPUs and custom processors.

Forte claims its Cynthesizer is the first SystemC-based design solution that closes the gap between ESL design and register transfer level (RTL)-to-GDSII flows. New features in the recent version include higher-level modeling style support to increase design abstraction; expanded optimization and analysis capabilities to reduce design time; and additional integrations with third-party tools handle most every standard design flow.

In 2012, Forte's engineering efforts also included CellMath IP enhancements to meet Open CL compliance. For example, CellMath now contains a single high quality floating point unit that performs rcp/rsq/log/exp/sin/cos/sqrt with improved precision to match the OpenCL (v1.1) requirement for those functions in the supported input intervals. Additionally, versions of the floating point IEEE add2 and IEEE multiplier with denormal support are available to support the "half" datatype in OpenCL.
Author: Srinivasa Reddy N
Header ad

 
          
ADVT
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2012 Electronics Engineering Herald