Electronics Engineering Herald                  ADVT
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New


  Date:22nd Aug 2011

JEDEC publishes ANSI/ESDA/JEDEC JS-001-2011 for ESD testing

JEDEC Solid State Technology Association and the ESD Association has announced the publication of ANSI/ESDA/JEDEC JS-001-2011 for Electrostatic Discharge Sensitivity (ESD) Testing - Human Body Model (HBM) - Component Level. The product of a ESDA /JEDEC agreement to produce joint standards in the field of device ESD sensitivity testing.

According to JEDEC, the new ANSI/ESDA/JEDEC JS-001-2011 revision incorporates several important updates; they include a modification in the required pin combinations, which will reduce test times, increase productivity, reduce costs, and minimize false failures.
Changes as per JEDEC include:
Most non-supply to non-supply (I/O-to-I/O) eliminated - testing is limited to differential pairs
Eliminated "cross-domain" testing of non-supply (I/O) pins
Pin combinations for two-pin testing clarified
Use of "single polarity" supply-to-supply stressing allowed

The prior version of the new standard (JS-001-2010) merged two previously existing, similar test methods developed by ESDA and JEDEC, with the goal of establishing a unified procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD). ESD can impair the reliability and operation of solid-state devices, and test methodologies are becoming ever more critical to the industry as technology advances and device complexity increases, says JEDEC.

"ESDA is delighted to have collaborated with JEDEC to develop and publish these important updates to the HBM ESD standard, which we believe will be welcome news to manufacturers and suppliers in the solid state industry," said Donn Bellmore, President of the ESD Association.

John Kelly, President of JEDEC, added, "By joining forces to develop JS-001-2011, ESDA and JEDEC continue to respond to the industry's need for up-to-date test methods for HBM ESD. JEDEC looks forward continuing to work with ESDA on joint ESD standards that will meet the needs of the industry."

Author: Srinivasa Reddy N
Header ad

Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald