ee Herald                                   
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

News

   Date: 15th Sept 09

Agilent's expands its serial J-BERT N4903B for 16x fibre channel transceiver testing

Agilent has announced the expansion of its J-BERT N4903B high-performance serial BERT for 16x fibre channel transceiver testing. The J-BERT provides complete jitter tolerance characterization for multi-gigabit/s digital serial interfaces up to 14.2 Gb/s.
Agilent will demonstrate the J-BERT and the new 14G option at ECOC 2009, Sept. 21-23, in Vienna, Austria.

Fibre channel is a serial storage interface, supporting line rates from 1.0625 Gb/s up to 8.5 Gb/s. The Fibre channel x16 (16x FC) interface specification PI-5 supports a line rate of 14.025 Gbaud. Agilent's J-BERT N4903B 14.2 G option eases this challenge by characterizing these 16x FC transceiver modules and subcomponents, such as serializer / deserializer (SERDES), laser drivers, or receiving optical sub-assemblies (ROSAs) used in server and storage farms, hubs and switch fabrics. Receiver jitter tolerance and margins can be characterized using the J-BERT pattern generator with its variable data rates up to 14.2 Gb/s and calibrated random and sinusoidal jitter injection. Pseudo random pattern sequences (PRBS) or user-defined patterns can be set up to emulate worst-case pattern conditions. Automated jitter tolerance and other error analysis can be performed with the J-BERT analyzer when clocked with a half-rate clock from the device, J-BERT or other test equipment.

"We are very proud to expand the industry's leading jitter tolerance test solution to the next speed class," said J?rgen Beck, general manager of Agilent's Digital Photonic Test product line. "By adopting J-BERT to the latest test requirements for the next-generation storage interfaces, we reconfirm our commitment to enable R&D and validation teams to release the next generation of robust high-speed digital interfaces for the storage, computer and communication industries."

Price: Starts at $196,000 for the 14.2 Gb/s version
Availability: Option D14 will be available for ordering starting in October 2009
For more details visit www.agilent.com

          
Events
Advertise
Send News
Send Article
Feedback
eeherald.com
India Search
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2006 Electronics Engineering Herald