Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

New Products

  Date: 21/08/2014

Synopsys' USB 3.0 IP inside 100 Million SoCs

World 2nd biggest silicon IP vendor Synopsys has announced that its DesignWare USB 3.0 Controller and PHY IP used in more than 100 million production-shipped system-on-chips (SoCs) used in mobile computing, digital home and cloud computing applications such as smartphones, tablets, set-top boxes, digital TVs, gaming systems and servers.

60+ semiconductor companies have used DesignWare USB 3.0 IP in their products’ SoCs, including SoCs in the MicrosoftXBOX One.

To help ensure interoperability and lower designers’ integration risk, the DesignWare USB 3.0 solution has been certified by the USB-IF through USB compliance testing inplug fests and by third-party labs.

“Based on a long history of close collaboration with Synopsys, we have shipped hundreds of millions of products that incorporate Synopsys’ DesignWare USB 2.0 and 3.0 IP. In the last year alone, tens of millions of units were shipped globally,” said Sanghyun Lee, vice president of digital IP development team, System LSI Business at Samsung Electronics. “By using Synopsys’ DesignWare USB 3.0 IP, Samsung can deliver leading SoC products to our customers.”

“Our SoCs for digital home, networking and WiFi applications ship in very high volumes, so we need high-quality, highly reliable USB 3.0 IP to help ensure our success,” said Yee-Wei Huang, vice president and spokesman at Realtek. “We chose DesignWare USB 3.0 IP because Synopsys has a track record of delivering certified IP that has undergone extensive third-party interoperability testing. Synopsys consistently delivers high-quality IP that supports advanced power-saving standards, enabling us to reduce power consumption in our wireless SoCs. Integrating DesignWare USB 3.0 IP reduced our design risk, accelerated our time-to-market and assured the high performance that our customers expect.”

“Success in high-performance USB graphics solutions demands that we deliver SoCs with the most advanced technology on schedule,” said John Cummins, senior vice president, worldwide sales and marketing at DisplayLink. “We selected Synopsys DesignWare USB 3.0 IP because we were extremely confident that the IP would deliver the performance, power and area we needed. DisplayLink SoCs that integrate Synopsys USB 3.0 IP are now found in the world’s leading manufacturers of docking stations.”

The DesignWare USB 3.0 IP has been certified by the USB-IF standards body more than 80 times for both Synopsys and its customers, ensuring interoperability with billions of USB-enabled devices worldwide. DesignWare USB 3.0 IP enables 5.0 Gbps SuperSpeed USB data transfer rates consuming low power. DesignWare USB 3.0 PHY IP is available for more than 25 process technologies from 130-nm to 14/16-nm FinFET, supporting all leading foundries.

“As the leader in USB IP for more than 10 years and with almost 20 years of active participation in the USB-IF, Synopsys’ deep knowledge of USB standards enables us to deliver high-quality IP that is proven to reduce integration risk and accelerate time-to-market,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “With more than 100 million chips deployed with DesignWare USB 3.0 IP, Synopsys continues to help designers incorporate the USB 3.0 functionality needed to deliver higher performance and more cost-effective SoCs.”

Suggested as low risk IP by Synopsys the complete USB 3.0 IP solution includes controllers, PHYs, IP Prototyping Kits, IP Virtual Development Kits and verification IP.



 
ADVT
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald