Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

New Products

  Date: 22/04/2014

Hybrid Memory Cube Controller IP optimized for Virtex-7 FPGA

Open-Silicon has announced Hybrid Memory Cube (HMC) controller IP for Xilinx Virtex-7 FPGAs. Hybrid Memory Cube feature 1 Tb/s of serial bandwidth.

The Open-Silicon HMC Controller IP is optimized for Xilinx Virtex-7 FPGA implementation, the IP supports HMC links operating at 12.5 Gb/s per lane. The HMC controller has been tested on Xilinx Virtex-7 FPGAs and, along with the accompanying software stack.

"We joined HMCC as one of the first developers with the intent to help bring this exciting technology to market with a level of quality that Open-Silicon is known for," said Taher Madraswala, COO, Open-Silicon. "Our networking, computing, and industrial customers are actively seeking ultra-high bandwidth memory solutions. The HMC Controller IP will allow customers to jumpstart their next-generation product development featuring this new high-performance memory solution."

For more information, visit http://www.open-silicon.com/open-silicon-ips/hmc/.



 
ADVT
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald