Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

New Products

  Date: 13/10/2013

Three products from Mentor for HDMI 2.0 chip design

If you are designing a SoC chip integrated with HDMI 2.0 interface. You can test your HDMI 2.0 part of your SoC design using Mentor Graphics' verification solutions. VLSI designers stress-test their software and hardware with billions of verification cycles before silicon is available.

The product iSolve Multimedia from Mentor Graphics has a ‘plug-and-play’ hardware interface to its Veloce family of hardware emulators. This setup can be used to verify new HDMI 2.0 devices (chips for set-top-boxes, digital TVs, PCs, tablets, and mobile phones) in the SoC design. Users can create compliant HDMI 2.0 frames on-the-fly from industry-standard files, such as AVI or other file formats, and exercise their design with thousands of HDMI frames. High-performance, graphical analysis tools help to identify problems related to the digital video/audio output from the user’s design, and perform debug that is critical in determining the functional correctness of the SoC, says Mentor Graphics.

Also Mentor's Veloce VirtuaLAB Multimedia for HDMI 2.0 offers similar level of functionality of iSolve solution, but in a pure software-based environment or “virtual lab” environment.

Mentor says this option increases the flexibility of using the Veloce emulator for multiple users worldwide, where they can use the Veloce emulator as a data center resource and not be concerned with hardware setups.

One more product by Mentor Graphics for HDMI 2.0 is a verification IP (VIP) solution, which offers both a simulation environment, using the Questa functional verification platform, and accelerated simulation environment using the Veloce emulator for the verification of HDMI 2.0-compliant devices. It generates the appropriate stimuli for the Design-Under-Test (DUT), passing packets, or transactions, of protocol data for tests. The VIP solution also provides a high-level Application Programming Interface (API) for use with multiple test-bench environments, such as SystemVerilog/UVM and SystemC, and provides example test environments that can exercise the emulated HDMI 2.0 device. All solutions are also compatible with the previous HDMI 1.4 standard for user flexibility.

“Our ability to provide industry-leading solutions for the verification of SoC designs containing HDMI devices is critical to the success of our customers developing high-performance consumer products,” said Eric Selosse, vice president and general manager, Mentor Emulation Division. “In delivering these new HDMI 2.0 solutions for both simulation acceleration and emulation, Mentor has again demonstrated our leadership position as the premier supplier of hardware-assisted products for multimedia applications, and shows our commitment to providing customers with the best-in-class emulation solutions for the latest-generation HDMI standards.”

All three solutions are available immediately.



 
ADVT
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald