HomeProductsProducts Details

Galaxy Custom Router from Synopsys does complex routing

Date: 25/03/2013
Synopsys has announced advances in its Galaxy Implementation Platform with the introduction of Galaxy Custom Router technology. The new Galaxy Custom Router provides automatic routing for complex high-speed digital and mixed-signals nets that require carefully crafted, high-quality layouts, such as shielded buses or nets, differential pairs, twisted pairs and matched resistance and capacitance (RC) routing. This new shape-based router delivers 2 to 5X productivity improvements over manual efforts and is ready for use with advanced designs by offering support for 20-nanometer (nm) and smaller process technology design rules, including double-patterning.

Galaxy Custom Router enables the IC Compiler™ solution users to create high-quality routing patterns for difficult routing tasks, such as differential pair routing, shielded routing (including bus and differential pair shielding), matched RC routing, river routing and point-to-point coaxial routing. Users can pre-route sensitive nets using a rich set of custom routing options and continue with IC Compiler to complete the physical implementation.

Galaxy Custom Router supports advanced process technology nodes, including 20-nm. For example, it automatically creates colorable routing patterns. It also supports variable track grids—a requirement for some advanced-node processes. Galaxy Custom Router adheres to constraints specified in IC Compiler, including default and non-default design rules, routing grids, route keep-outs, route blockages and route guides.

"Increasingly, mixed-signal and digital designs require hand-crafted-quality routing for sensitive analog and high-speed digital signals," said Paul Lo, senior vice president and general manager of the Synopsys Analog/Mixed-Signal Group. "Galaxy Custom Router is a key technology for addressing this need, and a significant milestone toward realizing our vision of a unified solution for digital and custom system-on-chip design."


Source: Synopsys