Aldec, Inc. has released its enhanced version of its VLSI chip design verification platform called Riviera-PRO 2013.02. The enhancements include visual debugging tools that improve the presentation of simulation results. Riviera-PRO 2013.02 includes a Plot window supporting four different plot types to visualize large data sets, and also to analyze relations between any objects within a design with no additional programming required.
Aldec explains: The traditional approach to analyzing objects in an HDL design, based on digital waveforms, dataflows, memory, and hierarchical viewers, may not be optimal for all applications. For example, in a waveform signal values are represented with respect to time, allowing many parameters to be verified in a digital system. However, when large data sets are used or the correlation between non-linear values must be analyzed, engineers will often have too many screens of illegible alphanumeric data to review, losing precious time analyzing or investigating alternative methods to represent this data. For this reason, traditional tools might not be the most efficient debugging solution for data-intensive applications such as image processing, digital filtering, industrial control systems, telecommunication systems and certain embedded systems.
“A picture is worth a thousand words”, said Dmitry Melnik, Product Manager, Aldec Software Division. “Especially in engineering, data is most easily understood when graphed on plots. With the latest release of Riviera-PRO, we have further simplified the often daunting task of working though large debugging datasets. ”
To demonstrate how Plot Window can replace or complement common alphanumeric and waveform-based debugging tools, Aldec offers the Technical Article, Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms.
Additional New Features
Riviera-PRO 2013.02 also includes debugging features such as virtual expressions in the Waveform and conditional expression-based breakpoints. Virtual signal expressions allow observing relations between different signals without having to do any additional coding for debug purposes only. Conditional breakpoints have a wide array of applications; for example, a breakpoint could now be set up on certain instance(s) of a SystemVerilog class.
Aldec has finalized all the major implementations in VHDL 2008 and continues to offer industry-leading support for this language standard and blossoming OS-VVM community. Simulation performance is another topic that has always been a critical priority for Aldec R&D labs. With Riviera-PRO 2013.02, customers will see dramatic 1.5—2X improvement to gate-level netlist simulations and considerable speedup in regular Verilog/SystemVerilog and VHDL simulations, claims Aldec.
Availability: Riviera-PRO 2013.02 is available now. Download the latest release from http://www.aldec.com/downloads.