electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 10th Jun 2011

System-Level Verification IP from Jasper for ARM ACE-based SoCs

Jasper Design Automation has announced the availability of its suite of system-level VIP for AMBA 4 ACE-based SoCs. Jasper says the VIP is the first of its kind for the ACE specification and was a direct result of the tight collaboration between ARM and Jasper for validating the quality and robustness of the specification.

"Our goal was to support a specification to improve cache coherency for complex multicore SoCs and so maximize performance and power efficiency," said Michael Dimelow, Director of Marketing, Processor Division, ARM. "We recognize that the enormous complexity of these challenges requires a suitable verification platform. The release of Jasper's System-Level Verification IP for AMBA 4 ACE provides customers with an advanced solution for multicore SoC design."

Jasper's VIP for ACE addresses complex system-level issues such as absence of deadlocks and cache coherency. Among the features, is a new query-able ACE model that was developed in partnership by Jasper and ARM to enable end users to comprehend the ACE specification and answer system-level design questions. An ACE architecture executable model can be used to help customers verify compliance to the ACE protocol as they extend their architecture to include private protocols and IP.

"We are proud to be the first source of certified VIP for ACE and are excited to know that our technology will go a long way in reducing the risks our customers take in their design and verification." Said Kathryn Kranen, President and CEO of Jasper Design Automation. "The close work we did with ARM has enabled a verification ecosystem that can target the most important verification challenges. Problems that were previously intractable are now able to be resolved."

Availability
AXI4 bus VIP and ACE protocol checkers are immediately available. Each is delivered as an option to Jasper's Intelligent ProofKits.


 
Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald