electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 5th Jun 2011

PLL with Integrated VCO can generate an RF frequency between 35 MHz to 4400 MHz

Analog Devices, Inc. (ADI) has introduced a new PLL (phase-locked loop) synthesizer for wireless communication systems. The ADF4351 PLL allows implementation of fractional-N or integer-N operation continuously over an ultra-wide frequency range of 35 MHz to 4400 MHz with less phase-noise. The ADF4351 has on-chip VCO (voltage-controlled oscillator) and supports dual output ports.

The ADF4351 PLL features programmable divide-by-1/2/4/8/16/32/64 circuits, which allow the user to generate an RF output frequency anywhere between 35 MHz and 4400 MHz, so that designer is saved from designing multiple synthesizers for different bands, which speeds design cycle times and reduces component costs. For applications that require isolation, the RF output stage can be muted. The mute function is both pin- and software-controllable. Furthermore, control of all of the on-chip registers is through a simple 3-wire interface. The ADF4351 PLL operates with a power supply ranging from 3.0 V to 3.6 V and can be powered down when not in use.

Key Features:
RMS jitter of 0.3 ps typ; typical EVM of 0.4% at 2.1 GHz
Programmable dual-modulus prescaler of 4/5 or 8/9; programmable output power level, dual output ports, integer-N or fractional-N operation
Programmable dual-modulus prescaler of 4/5 or 8/9; programmable output power level, dual output ports, integer-N or fractional-N operation
Switched bandwidth fast-lock mode
Cycle slip reduction

 

Product Price Each in
1,000-unit Quantities
Availability Package
(MSPS)
ADF4351 $11.13 Sampling now; volume production in the fall 32-lead LFCSP

 

For more information, visit: http://www.analog.com/rf.

 
Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald