electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 15th Mar 2011

360 Degree enhanced unified custom/analog flow from Cadence

Cadence Design Systems has enhanced its Virtuoso-based custom/analog flow to solve multiple latest chip design challenges and also supporting process nodes down to 20 nanometers. The expanded custom/analog flow includes methodology improvements to help designers manage design parasitics, a DFM capability integrated within the Virtuoso environment, and the integrated Virtuoso Power System, which provides a signoff-accurate way to manage power and signal integrity issues.

The other enhancements in this tool includes:

This tool has new waveform viewer tuned for handling large transient simulation databases.
Include automated constraint checking; a new design-rule editing engine designed to handle the complexity of advanced node rule sets; and an interactive short locator that guides the designer through a find-and-fix process for difficult layout-versus-schematic errors.
The new distributed SPICE helps in realizing design intent from specification within the Virtuoso Analog Design Environment to foundry-qualified SPICE models.


 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2010 Electronics Engineering Herald