electronics engineering Herald                                          
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

Date: 18th Sept 09

 
Stratix IV FPGA series with 820K logic elements

Altera has announced that it increased the high-end density range of its 40-nm Stratix IV E FPGAs to 820K logic elements (LEs). The Stratix IV EP4SE820 FPGA is suitable for ASIC prototyping and emulation, wireline, wireless, military, and computer and storage applications.

The key features of the Stratix IV EP4SE820 FPGA are,

650K registers
23.1 Mbits of 600-MHz embedded memory
960 18x18 multipliers running up to 550 MHz
1,120 I/Os
1.25-Gbps LVDS performance
Altera's patented Programmable Power Technology
Increasing the number of LEs gives the ability to implement large ASIC designs on a single FPGA

Altera's high-end Stratix FPGAs allow for better migration capability allows to move the existing Stratix III FPGA designs to Stratix IV E FPGAs without having to change the device pin-outs or the circuit board layout.

"Customers, particularly in the ASIC prototyping and emulation space, demand bigger and faster FPGAs, and we are meeting their demand by offering the industry's largest FPGA," said Luanne Schirrmeister, senior director of component product marketing at Altera. "The resource-rich EP4SE820 FPGA enables customers to fit more logic into their FPGA so they can deliver greater product differentiation at a lower cost."

For more details visit www.altera.com

Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2006 Electronics Engineering Herald